






# UNISEC Europe CSID – An Advanced Efficient Electrical Interface Standard for CubeSats

4th IAA Conference on University Satellite Missions and CubeSat Workshop




2017-12-07 Oliver Ruf







for a Standardization of Electrical Interfaces of CubeSats: Experience



• UWE-1 • UWE-3








for a Standardization of Electrical Interfaces of CubeSats: Global market

- 474 scheduled and performed launches of NanoSatellites in 2017
- 1459 satellites operational end of 2016
- Key aspects
  - Performance: miniaturization is key driver to limit costs
  - Fast Development Cycle: design, iterate, and launch within a few months
  - Modern Production: production, integration & test: from high-tech manufactures to batch production










for a Standardization of Electrical Interfaces of CubeSats: Global subsystem market









for a Standardization of Electrical Interfaces of CubeSats: Durability & Reliability



4600

of all launched CubeSats failed to meet their mission goal

different studies show this is mostly due to

insufficient functional testing at system-level








for a Standardization of Electrical Interfaces of CubeSats

- standardization is the key to economical utilization of small satellites in large numbers
- enables fast and reliable development, integration and verification
- standardized interfaces facilitate access to the system and increase testability and robustness










### Chances

for a Standardization of Electrical Interfaces of CubeSats

- allow fast and compact integration
- simple maintenance of integrated bus

support steep learning curve



Efficiency

- standardized monitoring and protection of subsystems
- standardized support for testing and debugging
- (in-orbit) re-programming of (integrated) subsystems

- support for scalability
- simplifies re-utilization and extension of subsystem designs







# Limitations of current approaches


- PC/104:
  - 104 signals, many undefined and inconsistently used by different manufacturers, very large connector (20% of (inter-)board space)
  - all signals pass all connectors between source and sink
    - → increased power loss and noise
- many important signals are currently not present on main connector
  - → harnessing required for:
  - solar panel inputs
  - flight/kill switch logic
  - test, debug, programming interface for individual subsystems

	Cubesat Kit		бом		Clyde		ı	Cubesat Kit		GOM		Clyde		
	CubeSat Kit Motherboard Rev.E				Clyde Cubesat Power Distribution Clyde 3G EPS			CubeSat Kit Motherboard Rev.E	Rev.D			Clyde CubeSat Power Distribution		
	5	8	U	0.0	trib		l	5	88	ပ္	NanoPower P31u-9.0	strib		
	poa	CubeSat Kit Linear EPS	NanoMind A712C	NanoPower P31u-9.0	Ö	S	l	poa	CubeSat Kit Linear EPS	NanoMind A712C	11.	ä	S	
	a L	ear	₹ ₽	2	- Me	Clyde 3G EPS	l	her	iear	Ą p	2	3we	Clyde 3G EPS	
	δ	들	Ξ̈́	we	L Po	de	l	Mot	들	Ξ	owe	t Pc	8	
	E E	호	or or	oPo	eSa	Č	l	i i	<u> </u>	2	g G	eŞa	Ç	
	at	Sal	ž	Nan	gr		l	Şat	eSa	Ž	, a	<b>g</b>		
	peç	ģ	ı		g e		l	pe	á	l		g		
	J	0	ı		ਰੰ									
1 1	GPIO		CANL		SW19		H2 :					SW1		
2	GPIO				SW19			G. 10 1				SW2		
3 4	GPIO GPIO	CLK out	CANH		SW19 SW22			GPIO Ain GPIO Ain				SW3 SW4		
1 5	GPIO	CLK OUL	<del>                                     </del>		SW23		l	GPIO Ain		_		SW5		
6	GPIO		<b>†</b>		SW24							SW6		
7	GPIO				A25			GPIO Ain				SW7		
8	GPIO				A26							SW7	Switch1 12V c	
9	GPIO		<b>_</b>		A27		10		ON USB	<b>—</b>		SW7	GND Switzho 13V	
10	GPIO GPIO	ON SD	-		A28 A29		11			$\vdash$		SW8 SW9	Switch2 12V c Switch3 12V c	
12	GPIO GPIO	GPIO	1		A29 A30		11					SW10	Switch4 12V c	
13	GPIO	G. 10	<b>†</b>		7130		1					SW11	Switch5 5V	
14	GPIO				A31		14					SW12	GND	
15	GPIO						15					SW13	Switch6 5V	
16	GPIO				A32		16	GPIO				SW14	Switch7 5V	
17	RX1	RX1	<b>!</b>		A9		12					SW14 SW14	GND Switch8 3.3V	
18 19	TX1 RX0	TX1 RX0	-		A33 A10		19					SW15	Switch9 3.3V	
20	TXO	TXO	<del>                                     </del>		A34		20					SW16	Switch10 3.3V	
21	SPI CLK	SPI CLK			A11		2:					SW17	GND	
22	SPI MISO	SPI MISO			A35		22					SW18	GND	
23	SPI MOSI	SPI MOSI			A12		23	GPIO				SW2ß	12V	
24	CS SDcard	CS SDcard	<b>!</b>		A36		24		5V		5V	SW21 5V	12V 5V	
25 26	OC FAULT VREF0	OC FAULT	-		A13 A37		26		5V		5V	5V	5V	
27	SENSE		<b>!</b>		A14		2		3.3V	3.3V	3.3V	3.3V	3.3V	
28	VREF2				A39		28	VCC SYS	3.3V	3.3V	3.3V	3.3V	3.3V	
29	RESET	RESET			A15		29		GND	GND	GND	GND	GND	
30	VREF1				A40		30		GND	GND	GND	GND	GND	
31	OFF_VCC	5V USB		5V in	A16 A32	5V USB	3:		AGND GND		AGND GND	AGND GND	AGND GND	
33	5V USB PWR MHX	24.028		5V_IN	A32 A17	2A 02R	33		SO SO		GND	GND	GIND	
34	RST_MHX		t		RX		34	\$0	SO SO					
35	CTS_MHX				A18		35	S1	S1				PCM in	
36	RTS_MHX				TX		36	S1	S1				PCM in	
37	DSR_MHX		<b>_</b>		A19	SDA	33	S2 S2		<del>                                     </del>		-	RBF SW RBF SW	
38 39	DXX_MHX TXD_MHX		-		RX1 A20	SCL	38	53		<del>                                     </del>		-	SEP SW1	
40	RXD_MHX		_		TX1		40			<del>                                     </del>		<del>                                     </del>	SEP SW2	
41	SDA	SDA	SDA	SDA	SDA	SDA	4:	S4	\$4				BCR OUT	
42	VBACKUP 3V				RX2	GND	42	\$4	\$4				BCR OUT	
43	SCL	SCL	SCL	SCL	SCL	SCL	43		S5				BCR OUT	
44	RSVDO reserved				TX2		4:		VBATT 7-10V		V_BAT	Pattory	BCR OUT BAT	
45 46	RSVDO reserved RSVDO reserved		-		A21 RX3		46		VBATT 7-10V		V_BAT V_BAT	Battery Battery	BAT	
46	N34DO TESETVE		V PWM	PWR OUT1	A22		4				1_0/1	RS422 RX A	GND	
48			3.3V	PWR OUT2	TX3		48					RS422 TX A	GND	
49			V PWM	PWR OUT3	A23		49					RS422 RX B		
50			3.3V	PWR OUT4	RX4		50					RS422 TX B		
51			V PWM	PWR OUT5	A24		51	:		⊢—		optional V		
52	I		3.3V	PWR OUT6	TX4		52					optional V		















# Limitations of current approaches

- often missing signals
  - e.g. sync signal for time/clock
     synchronization between subsystems
- Lack support for redundancy concepts
  - separate unregulated battery power paths
  - redundant data communication buses,
     concept for redundancy selection
  - dedicated communication buses for crucial subsystem control (e.g. OBC-COMM, OBC-EPS)










Generalized Debug & Maintenance Interface

- modular architecture based on backplane
- debug support for ANY microcontrollers on ALL subsystems (via OBC)
- full access to each subsystem via umbilical even when satellite is completely /

tightly integrated

 external debug interface (extra standardized interface for stand-alone operation) provided by USB-Interface










**Digital Communication** 

- dedicated signal lines for control of most crucial standard subsystems, e.g.:
  - OBC-COMM: dedicated serial communication lines for redundant communication subsystem
  - OBC-EPS: dedicated control lines for redundant power paths
- redundant data communication buses, e.g.:
  - 2x I2C: standard low rate / low power consumption communication for subsystem control and housekeeping and



- 2x M-LVDS (full duplex: 8 pins) for high rate / high power consumption communication for payload data bus, high speed downlink from data pool
- time synchronization between subsystems (pulse per second)








Modular Distributed Electrical Power System

- Distributed Power Generation
  - MPPT circuitry can be part of "more intelligent" solar panels
  - can directly supply (redundant) unregulated power bus
    - Minimal impact on required signals on satellite bus
    - Power System capabilities scale with connected power generators
    - Optimal design of MPPT circuitry w.r.t. solar panel
    - Supports arbitrary number of panels with heterogeneous performance















Modular Distributed Electrical Power System

- Distributed Power Distribution
  - standardized subsystem interface control circuitry included on ALL subsystems
  - power switch, monitoring, protection (OV, UV, OC)
    - optimized for actual subsystem
    - minimizes impact on required signals on satellite bus (no dedicated switched power line for each potential subsystem)
  - selective isolation of data interface from satellite bus
    - required for proper partial power down, avoids current leakage for switched off subsystems
    - redundancy selection
      in a standardized way



powered down CMOS device





UNISEC Europe Standard Interface Control Circuit







CubeSat Subsystem Interface Definition

#### **External Debug Interface**

- easy stand-alone operation of subsystem
- debug communication (UART via USB bridge)
- microcontroller
   programming and in system-debugging (JTAG,
   SBW, SWD)
- supply by USB power (5V, 3.3V, unregulated bus)



#### **Power Control Circuit**

- controlled by OBC via redundant I<sup>2</sup>C bus
- power switch
- power monitoring (voltage, current)
- power protection optimized for specific subsystem (over-voltage, under-voltage, overcurrent, i.e. latchup)

#### Satellite Bus Connector

- compact and robust backplane
- redundant power, high-speed and low-speed digital buses
- dedicated signals for reset, time sync, deployment logic
- internal debug interface
   (communication, programming, and
   debugging after integration and in-orbit)

#### Interface Control Circuit

- selective bus isolation
- prevents current leakage for partial power down
- allows bus routing, redundancy selection controlled by OBC








Satellite Development Board


- supports flexible and efficient satellite development
- allows rapid system assembly for efficient functional integration testing
- provides comfortable access to all relevant interfaces on the bus for efficient measuring and testing
- integrates UNISEC umbilical line specification providing a USB interface and various programmer interfaces
- simulates OBC or subsystems by integrated powerful MCU

















#### Conclusions

- Small Connector enables very tight integration
  - decreases launch cost drastically
- Increases flexibility, efficiency and robustness
  - →Prevents you from errors and enables rapid & reliable development,

integration and testing, interchangeability, ...

# . Open Source

download specifications:
http://unisec-europe.eu/standards/bus/









#### PS: Back to UWE-3

- Integration and final testing took only 2 hours
- Fully operational since 21<sup>st</sup> Nov. 2013

→ today **1489** days

#### **HAPPY BELATED BIRTHDAY UWE-3**









